




**KAF-3200 IMAGE SENSOR**  
**2184 (H) X 1472 (V) FULL FRAME CCD IMAGE SENSOR**



JULY 27, 2012  
DEVICE PERFORMANCE SPECIFICATION  
REVISION 1.0 PS-0037

## TABLE OF CONTENTS

<b>Summary Specification .....</b>	<b>4</b>
Description .....	4
Features .....	4
Application .....	4
<b>Ordering Information .....</b>	<b>5</b>
<b>Device Description .....</b>	<b>6</b>
Architecture .....	6
Dark Reference Pixels .....	7
Output Structure .....	7
Transfer Efficiency Test Pixels and Dummy Pixels.....	7
Image Acquisition .....	7
Charge Transport.....	8
Horizontal Register .....	8
Output Structure .....	8
Physical Description .....	9
Pin Description and Device Orientation .....	9
<b>Imaging Performance .....</b>	<b>10</b>
Typical Operational Conditions.....	10
Specifications.....	10
<b>Typical Performance Curves .....</b>	<b>11</b>
<b>Defect Definitions .....</b>	<b>12</b>
Operating Conditions .....	12
Specifications.....	12
<b>Operation.....</b>	<b>13</b>
Absolute Maximum Ratings .....	13
DC Bias Operating Conditions.....	14
AC Operating Conditions.....	14
Clock Levels .....	14
<b>Timing.....</b>	<b>15</b>
Requirements and Characteristics .....	15
Frame Timing .....	15
Line Timing (each output) .....	16
<b>Storage and Handling .....</b>	<b>17</b>
Storage Conditions.....	17
ESD .....	17
Cover Glass Care and Cleanliness .....	17
Environmental Exposure .....	17
Soldering Recommendations .....	17
<b>Mechanical Information .....</b>	<b>18</b>
Completed Assembly.....	18
AR Cover Glass Transmission.....	20
<b>Quality Assurance and Reliability.....</b>	<b>21</b>
Quality and Reliability .....	21
Replacement.....	21
Liability of the Supplier .....	21
Liability of the Customer .....	21
Test Data Retention.....	21

Mechanical.....	21
<b>Life Support Applications Policy .....</b>	<b>21</b>
<b>Revision Changes.....</b>	<b>22</b>
MTD/PS-0242.....	22
PS-0037 .....	22

## TABLE OF FIGURES

Figure 1: Block Diagram .....	6
Figure 2: Output Structure Load Diagram .....	8
Figure 3: Pinout Diagram .....	9
Figure 4: Typical Spectral Response.....	11
Figure 5: Active Pixel Region .....	12
Figure 6: Frame Timing.....	15
Figure 7: Line Timing.....	16
Figure 8: Timing Diagrams .....	16
Figure 9: Completed Assembly (1 of 2) .....	18
Figure 10: Completed Assembly (2 of 2).....	19
Figure 11: Antireflective Cover Glass Transmission.....	20

## Summary Specification

### KAF-3200 Image Sensor

#### DESCRIPTION

The KAF-3200 Image Sensor is a high performance CCD (charge-coupled device) with 2184 (H) x 1472 (V) photoactive pixels designed for a wide range of image sensing applications.


The sensor incorporates true two-phase CCD technology, simplifying the support circuits required to drive the sensor as well as reducing dark current without compromising charge capacity. The sensor also utilizes the TRUESENSE Transparent Gate Electrode to improve sensitivity compared to the use of a standard front side illuminated polysilicon electrode.

#### FEATURES

- True Two Phase Full Frame Architecture
- TRUESENSE Transparent Gate Electrode for high sensitivity
- 100% Fill Factor
- Low Dark Current
- Microlenses
- High Output Sensitivity

#### APPLICATION

- Medical Imaging
- Scientific Imaging



Parameter	Typical Value
Architecture	Full Frame CCD
Total Number of Pixels	2184 (H) x 1510 (V)
Number of Active Pixels	2184 (H) X 1472 (V)
Pixel Size	6.8 μm (H) x 6.8 μm (V)
Imager Size	14.85 mm (H) x 10.26 mm (V)
Optical Fill-Factor	100%
Saturation Signal	55,000 electrons
Output Sensitivity	12 μV/electron
Readout Noise (1 MHz)	7 electrons rms
Dark Current (25 °C, Accumulation Mode)	<7 pA/cm <sup>2</sup>
Dark Current Doubling Rate	6 °C
Dynamic Range (Sat Sig/Dark Noise)	78 dB
Quantum Efficiency with microlenses (Red, Green, Blue)	55%, 70%, 80%
Maximum Data Rate	15 MHz
Transfer Efficiency (10 MHz, to -40 °C)	15 MHz
Package	CERDIP Package (sidebrazed)
Cover Glass	Clear or AR coated, 2 sides

Parameters above are specified at T = 25 °C unless otherwise noted.

## Ordering Information

Catalog Number	Product Name	Description	Marking Code
4H0243	KAF- 3200-ABA-CD-B2	Monochrome, Telecentric Microlens, CERDIP Package (sidebrazed), Clear Cover Glass with AR coating (both sides), Grade 2	KAF-3200-ABA (Serial Number)
4H0188	KAF- 3200-ABA-CD-AE	Monochrome, Telecentric Microlens, CERDIP Package (sidebrazed), Clear Cover Glass with AR coating (both sides), Engineering Sample	
4H0106	KAF- 3200-ABA-CP-B2	Monochrome, Telecentric Microlens, CERDIP Package (sidebrazed), Taped Clear Cover Glass, no coatings, Grade 2	
4H0107	KAF- 3200-ABA-CP-AE	Monochrome, Telecentric Microlens, CERDIP Package (sidebrazed), Taped Clear Cover Glass, no coatings, Engineering Sample	
4H0088	KEK-4H0088-KAF-3200-12-5	Evaluation Board (Complete Kit)	N/A

See Application Note *Product Naming Convention* for a full description of the naming convention used for Truesense Imaging image sensors. For reference documentation, including information on evaluation kits, please visit our web site at [www.truesenseimaging.com](http://www.truesenseimaging.com).

Please address all inquiries and purchase orders to:

Truesense Imaging, Inc.  
 1964 Lake Avenue  
 Rochester, New York 14615

Phone: (585) 784-5500  
 E-mail: [info@truesenseimaging.com](mailto:info@truesenseimaging.com)

Truesense Imaging reserves the right to change any information contained herein without notice. All information furnished by Truesense Imaging is believed to be accurate.

## Device Description

### ARCHITECTURE




Figure 1: Block Diagram

The sensor is built with a true two-phase CCD technology employing a transparent gate and with microlenses available. This technology simplifies the support circuits that drive the sensor and reduces the dark current without compromising charge capacity. The transparent gate results in spectral response increased ten times at 400 nm, compared to a front side illuminated standard poly silicon gate technology. The micro lenses are an integral part of each pixel and cause most of the light to pass through the transparent gate half of the pixel, further improving the spectral sensitivity.

The photoactive area is 14.85 mm x 10.26 mm and is housed in a 24 pin, dual in line (DIP) package with 0.1" pin spacing.

The sensor consists of 2254 parallel (vertical) CCD shift registers each 1510 elements long. These registers act as both the photosensitive elements and as the transport circuits that allow the image to be sequentially read out of the sensor. The parallel (vertical) CCD registers transfer the image one line at a time into a single 2267 element (horizontal) CCD shift register. The horizontal register transfers the charge to a single output amplifier. The output amplifier is a two-stage source follower that converts the photo-generated charge to a voltage for each pixel.

## Dark Reference Pixels

At the beginning of each line are 34 light shielded pixels. There are also 34 full dark lines at the start of every frame and 4 full dark lines at the end of each frame. Under normal circumstances, the pixels in these dark lines do not respond to light. However, dark reference pixels in close proximity to an active pixel, (including the 2 full dark lines and one column at end of each line), can scavenge signal depending on light intensity and wavelength and therefore will not represent the true dark signal.

## Output Structure

Charge presented to the floating diffusion (FD) is converted into a voltage and current amplified in order to drive off-chip loads. The resulting voltage change seen at the output is linearly related to the amount of charge placed on FD. Once the signal has been sampled by the system electronics, the reset gate ( $\phi_R$ ) is clocked to remove the signal and FD is reset to the potential applied by VRD. More signal at the floating diffusion reduces the voltage seen at the output pin. In order to activate the output structure, an off-chip load must be added to the Vout pin of the device. See Figure 2.

## Transfer Efficiency Test Pixels and Dummy Pixels

At the beginning of each line and at the end of each line are extra horizontal CCD pixels. These are a combination of pixels that are not associated with any vertical CCD register and two that are associated with extra photoactive vertical CCDs. These are provided to give an accurate photosensitive signal that can be used to monitor the charge transfer efficiency in the serial (horizontal) register.

They are arranged as follows beginning with the first pixel in each line.

- 8 dark, inactive pixels
- 1 photoactive
- 3 inactive pixels
- 34 dark reference pixels
- 2184 photoactive pixels
- 34 dark pixels
- 1 photo active pixel
- 2 inactive pixels

## IMAGE ACQUISITION

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the sensor. These photon-induced electrons are collected locally by the formation of potential wells at each pixel site. The number of electrons collected is linearly dependent on light level and exposure time, and non-linearly dependent on wavelength. When the pixel's capacity is reached, excess electrons will leak into the adjacent pixels within the same column. This is termed blooming. During the integration period, the  $\phi_{V1}$  and  $\phi_{V2}$  register clocks are held at a constant (low) level. See Figure 8.

## CHARGE TRANSPORT

Referring again to Figure 8, the integrated charge from each photo-gate is transported to the output using a two-step process. Each line (row) of charge is first transported from the vertical CCDs to the horizontal CCD register using the  $\phi V1$  and  $\phi V2$  register clocks. The horizontal CCD is presented a new line on the falling edge of  $\phi V1$  while  $\phi H2$  is held high. The horizontal CCD's then transport each line, pixel by pixel, to the output structure by alternately clocking the  $\phi H1$  and  $\phi H2$  pins in a complementary fashion. On each falling edge of  $\phi H1$  a new charge packet is transferred onto a floating diffusion and sensed by the output amplifier.

## HORIZONTAL REGISTER

### Output Structure




Figure 2: Output Structure Load Diagram

#### Notes:

1. For Operation of up to 10 MHz.
2. The value of R1 depends on the desired output current according the following formula:  $R1 = 0.7 / I_{out}$
3. The optimal output current depends on the capacitance that needs to be driven by the amplifier and the bandwidth required. 5 mA is recommended for capacitance of 12 pF and pixel rates up to 15 MHz.



## PHYSICAL DESCRIPTION

### Pin Description and Device Orientation




Figure 3: Pinout Diagram

Notes:

1. The KAF-3200 is designed to be compatible with the KAF-1602 and KAF-0401 series of Image sensors. The exception is the addition of two new Vsub connections on pins 12 and 13.

Pin	Name	Description
1	VOG	Output Gate
2	VOUT	Video Output
3	VDD	Amplifier Supply
4	VRD	Reset Drain
5	φR	Reset Clock
6	VSS	Amplifier Supply Return
7	φH1	Horizontal CCD Clock - Phase 1
8	φH2	Horizontal CCD Clock - Phase 2
9	N/C	No Connection (open pin)
10	N/C	No Connection (open pin)
11	N/C	No Connection (open pin)
12	VSUB	Substrate (Ground)

Pin	Name	Description
24	N/C	No Connection (open pin)
23	VGUARD	Substrate (Ground)
22	φV1	Vertical CCD Clock - Phase 1
21	φV1	Vertical CCD Clock - Phase 1
20	φV2	Vertical CCD Clock - Phase 2
19	φV2	Vertical CCD Clock - Phase 2
18	φV2	Vertical CCD Clock - Phase 2
17	φV2	Vertical CCD Clock - Phase 2
16	φV1	Vertical CCD Clock - Phase 1
15	φV1	Vertical CCD Clock - Phase 1
14	VSUB	Substrate (Ground)
13	VSUB	Substrate (Ground)

## Imaging Performance

### TYPICAL OPERATIONAL CONDITIONS

All values measured at 25 °C, and nominal operating conditions. These parameters exclude defective pixels.

### SPECIFICATIONS

Description	Symbol	Min.	Nom.	Max	Units	Notes	Verification Plan
Saturation Signal Vertical CCD Capacity Horizontal CCD Capacity Output Node Capacity	Nsat	50000 100000 100000	55000 110000 110000	120000	electrons / pixel	1	design <sup>11</sup>
Quantum Efficiency with Microlenses Red Green Blue		55 70 80			%QE	3	design <sup>11</sup> design <sup>11</sup> design <sup>11</sup>
Photoresponse Non-Linearity	PRNL		1	2	%	2	design <sup>11</sup>
Photoresponse Non-Uniformity	PRNU		1	3	%	3	die <sup>10</sup>
Dark Signal	Jdark		15 6	30 10	electrons / pixel / sec pA/cm <sup>2</sup>	4	die <sup>10</sup>
Dark Signal Doubling Temperature		5	6	7	°C		design <sup>11</sup>
Dark Signal Non-Uniformity	DSNU		15	30	electrons / pixel / sec	5	die <sup>10</sup>
Dynamic Range	DR	72	77		dB	6	design <sup>11</sup>
Charge Transfer Efficiency	CTE	0.99997	0.99999				die <sup>10</sup>
Output Amplifier DC Offset	Vdc	Vrd-2	Vrd-1	Vrd	V	7	die <sup>10</sup>
Output Amplifier Bandwidth	f-3dB		45		MHz	8	design <sup>11</sup>
Output Amplifier Sensitivity	Vout/Ne <sup>-</sup>	18	20		µV/e <sup>-</sup>		design <sup>11</sup>
Output Amplifier Output Impedance	Zout	175	200	250	Ohms		design <sup>11</sup>
Noise Floor	Ne <sup>-</sup>		7	12	electrons	9	die <sup>10</sup>

Notes:

- For pixel binning applications, electron capacity up to 150,000 can be achieved with modified CCD inputs. Each sensor may have to be optimized individually for these applications. Some performance parameters may be compromised to achieve the largest signals.
- Worst-case deviation from straight line fit, between 2% and 90% of Nsat.
- One Sigma deviation of a 128 x 128 sample when CCD illuminated uniformly.
- Average of all pixels with no illumination at 25 °C.
- Average dark signal of any of 11 x 8 blocks within the sensor. (Each block is 128 x 128 pixels)
- 20log ( Nsat / ne<sup>-</sup> ) at nominal operating frequency and 25 °C.
- Video level offset with respect to ground.
- Last output amplifier stage only. Assumes 10 pF off-chip load.
- Output noise at -10 °C, 1 MHz operating frequency (15 MHz bandwidth), and tint = 0 (excluding dark signal).
- A parameter that is measured on every sensor during production testing.
- A parameter that is quantified during the design verification activity.

## Typical Performance Curves




Figure 4: Typical Spectral Response

## Defect Definitions

### OPERATING CONDITIONS

All defect tests performed at T = 25 °C

### SPECIFICATIONS

Classification	Point Defect		Cluster Defect		Column Defect	
	Total	Zone A	Total	Zone A	Total	Zone A
C2	≤10	≤5	≤4	≤2	0	0




Figure 5: Active Pixel Region

- Point Defects**
  - Dark: A pixel that deviates by more than 6% from neighboring pixels when illuminated to 70% of saturation
  - OR --
  - Bright: A pixel with a dark current greater than 15000 e<sup>-</sup>/pixel/sec at 25 °C.
- Cluster Defect**
  - A grouping of not more than 5 adjacent point defects
- Column Defect**
  - A grouping of >5 contiguous point defects along a single column
  - A column containing a pixel with dark current > 12,000 e<sup>-</sup>/pixel/sec (bright column)
  - OR--
  - A column that does not meet the minimum vertical CCD charge capacity (low charge capacity column)
  - OR--
  - A column which loses more than 250 e<sup>-</sup> under 2 ke<sup>-</sup> illumination (trap defect)
- Neighboring Pixels**
  - The surrounding 128 x 128 pixels or ± 64 column/rows
- Defect Separation**
  - Column and cluster defects are separated by no less than two (2) pixels in any direction (excluding single pixel defects)

## Operation

### ABSOLUTE MAXIMUM RATINGS

Description	Symbol	Minimum	Maximum	Units	Notes
Diode Pin Voltages	Vdiode	0	20	V	1, 2
Gate Pin Voltages - Type 1	Vgate1	-16	16	V	1, 3
Gate Pin Voltages - Type 2	Vgate2	0	16	V	1, 4
Inter-Gate Voltages	Vg-g		16	V	5
Output Bias Current	I <sub>out</sub>		-10	mA	6
Output Load Capacitance	Cload		15	pF	6
Operating Temperature	T <sub>OP</sub>	-60	60	°C	
Humidity	RH	5	90	%	7

Notes:

1. Referenced to pin VSUB.
2. Includes pins: VRD, VDD, VSS, VOUT.
3. Includes pins: φV1, φV2, φH1, φH2.
4. Includes pins: VOG, φR
5. Voltage difference between overlapping gates. Includes: φV1 to φV2, φH1 to φH2, φV2 to φH1, φH2 to VOG.
6. Avoid shorting output pins to ground or any low impedance source during operation.
7. T = 25 °C. Excessive humidity will degrade MTTF.

## DC BIAS OPERATING CONDITIONS

Description	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current (mA)	Notes
Reset Drain	VRD	11.0	12.0	12.25	V	0.01	
Output Amplifier Return	VSS	2.5	3.0	3.2	V	-0.5	
Output Amplifier Supply	VDD	14.5	15.0	15.25	V	I <sub>out</sub>	
Substrate	VSUB	0	0	0	V	0.01	
Output Gate	VOG	4.75	5.0	5.5	V	0.01	
Guard	VGUARD	9.0	10	12.0	V		
Video Output Current	I <sub>out</sub>		-5.0	-10.0	mA		1

Notes:

1. An output load sink must be applied to V<sub>out</sub> to activate output amplifier – see Figure 2.

## AC OPERATING CONDITIONS

### Clock Levels

Description	Symbol	Level	Minimum	Nominal	Maximum	Units	Effective Capacitance
Vertical CCD Clock - Phase 1	φV1	Low	-10.0	-8.5	-8.5	V	5 nF (all φV1 pins)
Vertical CCD Clock - Phase 1	φV1	High	0.0	2.0	3.0	V	5 nF (all φV1 pins)
Vertical CCD Clock - Phase 2	φV2	Low	-10.0	-8.5	-8.5	V	5 nF (all φV2 pins)
Vertical CCD Clock - Phase 2	φV2	High	0.0	2.0	3.0	V	5 nF (all φV2 pins)
Horizontal CCD Clock - Phase 1	φH1	Low	-3.5	-3.0	-2.0	V	150 pF
Horizontal CCD Clock - Phase 1	φH1	High	φH1 Low + 10	7.0	φH1 Low + 10	V	150 pF
Horizontal CCD Clock - Phase 2	φH2	Low	-3.5	-3.0	-2.0	V	150 pF
Horizontal CCD Clock - Phase 2	φH2	High	φH1 Low + 10	7.0	φH1 Low + 10	V	150 pF
Reset Clock	φR	Low	3.0	4.0	4.25	V	5 pF
Reset Clock	φR	High	10.0	11.0	11.25	V	5 pF

Notes:

1. All pins draw less than 10 μA DC current.

## Timing

### REQUIREMENTS AND CHARACTERISTICS

Description	Symbol	Minimum	Nominal	Maximum	Units	Notes
$\phi H1, \phi H2$ Clock Frequency	$f_H$		10	12	MHz	1, 2, 3
Pixel Period (I count)	$t_e$	67	100		ns	
$\phi H1, \phi H2$ Setup Time	$t_{\phi HS}$	0.5	1		$\mu s$	
$\phi V1, \phi V2$ Clock Pulse Width	$t_{\phi V}$	4	5		$\mu s$	2
Reset Clock Pulse Width	$t_{\phi R}$	5	20		ns	4
Readout Time	$t_{readout}$	252.5	366.3		ms	5
Integration Time	$t_{int}$					6
Line Time	$t_{line}$	167.2	242.6		$\mu s$	7

Notes:

- 50% duty cycle values.
- CTE may degrade above the nominal frequency.
- Rise and fall times (10/90% levels) should be limited to 5-10% of clock period. Cross-over of register clocks should be between 40-60% of amplitude.
- $\phi R$  should be clocked continuously.
- $t_{readout} = (1510 * t_{line})$
- Integration time is user specified. Longer integration times will degrade noise performance due to dark signal fixed pattern and shot noise.
- $t_{line} = (3 * t_{\phi V}) + t_{\phi HS} + (2267) + t_e$ .

### FRAME TIMING





Figure 6: Frame Timing

## LINE TIMING (EACH OUTPUT)

### Line Timing Detail



### Pixel Timing Detail





Figure 7: Line Timing

### Line Content



$V_{sat}$  Saturated pixel video output signal  
 $V_{dark}$  Video output signal in no light situation, not zero due to  $J_{dark}$   
 $V_{pix}$  Pixel video output signal level, more electrons = more negative  
 $V_{odc}$  Video level offset with respect to  $v_{sub}$   
 $V_{sub}$  Analog Ground

\* See Image Acquisition section (page 4)

Figure 8: Timing Diagrams

### Notes:

- The KAF-3200 was designed to be compatible with the KAF-1602 and KAF-0401 series of image sensors. Please note that the polarities of the two-phase clocks have been swapped on the KAF-3200 compared to the KAF-1602 and KAF-0401.



## Storage and Handling

### STORAGE CONDITIONS

Description	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T <sub>ST</sub>	-20	80	°C	1
Humidity	RH	5	90	°C	

#### Notes:

1. Storage toward the maximum temperature will accelerate color filter degradation.
2. T = 25 °C. Excessive humidity will degrade MTTF.

### ESD

1. This device contains limited protection against Electrostatic Discharge (ESD). ESD events may cause irreparable damage to a CCD image sensor either immediately or well after the ESD event occurred. Failure to protect the sensor from electrostatic discharge may affect device performance and reliability.
2. Devices should be handled in accordance with strict ESD procedures for Class 0 (<250 V per JESD22 Human Body Model test), or Class A (<200 V JESD22 Machine Model test) devices. Devices are shipped in static-safe containers and should only be handled at static-safe workstations.
3. See Application Note *Image Sensor Handling Best Practices* for proper handling and grounding procedures. This application note also contains workplace recommendations to minimize electrostatic discharge.
4. Store devices in containers made of electro-conductive materials.

### COVER GLASS CARE AND CLEANLINESS

1. The cover glass is highly susceptible to particles and other contamination. Perform all assembly operations in a clean environment.
2. Touching the cover glass must be avoided.

3. Improper cleaning of the cover glass may damage these devices. Refer to Application Note *Image Sensor Handling Best Practices*.

### ENVIRONMENTAL EXPOSURE

1. Extremely bright light can potentially harm CCD image sensors. Do not expose to strong sunlight for long periods of time, as the color filters and/or microlenses may become discolored. In addition, long time exposures to a static high contrast scene should be avoided. Localized changes in response may occur from color filter/microlens aging. For Interline devices, refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible lighting Conditions*.
2. Exposure to temperatures exceeding maximum specified levels should be avoided for storage and operation, as device performance and reliability may be affected.
3. Avoid sudden temperature changes.
4. Exposure to excessive humidity may affect device characteristics and may alter device performance and reliability, and therefore should be avoided.
5. Avoid storage of the product in the presence of dust or corrosive agents or gases, as deterioration of lead solderability may occur. It is advised that the solderability of the device leads be assessed after an extended period of storage, over one year.

### SOLDERING RECOMMENDATIONS

1. The soldering iron tip temperature is not to exceed 370 °C. Higher temperatures may alter device performance and reliability.
2. Flow soldering method is not recommended. Solder dipping can cause damage to the glass and harm the imaging capability of the device. Recommended method is by partial heating using a grounded 30 W soldering iron. Heat each pin for less than 2 seconds duration.

## Mechanical Information

### COMPLETED ASSEMBLY




Figure 9: Completed Assembly (1 of 2)




Figure 10: Completed Assembly (2 of 2)

### AR COVER GLASS TRANSMISSION




Figure 11: Antireflective Cover Glass Transmission

## Quality Assurance and Reliability

### **QUALITY AND RELIABILITY**

All image sensors conform to the specifications stated in this document. This is accomplished through a combination of statistical process control and visual inspection and electrical testing at key points of the manufacturing process, using industry standard methods. Information concerning the quality assurance and reliability testing procedures and results are available from Truesense Imaging upon request. For further information refer to Application Note *Quality and Reliability*.

### **REPLACEMENT**

All devices are warranted against failure in accordance with the *Terms of Sale*. Devices that fail due to mechanical and electrical damage caused by the customer will not be replaced.

### **LIABILITY OF THE SUPPLIER**

A reject is defined as an image sensor that does not meet all of the specifications in this document upon receipt by the customer. Product liability is limited to the cost of the defective item, as defined in the *Terms of Sale*.

### **LIABILITY OF THE CUSTOMER**

Damage from mishandling (scratches or breakage), electrostatic discharge (ESD), or other electrical misuse of the device beyond the stated operating or storage limits, which occurred after receipt of the sensor by the customer, shall be the responsibility of the customer.

### **TEST DATA RETENTION**

Image sensors shall have an identifying number traceable to a test data file. Test data shall be kept for a period of 2 years after date of delivery.

### **MECHANICAL**

The device assembly drawing is provided as a reference.

Truesense Imaging reserves the right to change any information contained herein without notice. All information furnished by Truesense Imaging is believed to be accurate.

## Life Support Applications Policy

Truesense Imaging image sensors are not authorized for and should not be used within Life Support Systems without the specific written consent of Truesense Imaging, Inc.

## Revision Changes

### MTD/PS-0242

Revision Number	Description of Changes
1.0	<ul style="list-style-type: none"> <li>Initial Release. Originally KAF-3200E, Revision No. 0 in hard-copy format.</li> <li>Micro lens version added.</li> <li>Updated V clock voltages, replaced spectral response with micro lens version. Package marking replaced with "ME".</li> <li>Added description of micro lens enhanced response.</li> <li>Removed grades 0 and 3.</li> </ul>
2.0	<ul style="list-style-type: none"> <li>Added MAR coverglass specification. Revised ordering to agree with new proposal.</li> <li>Eliminated clear coverglass</li> <li>Implement AR (S5A glass) on all sealed micro lens cover glass products.</li> <li>Reformat section ordering per G. Putnam 11/4/2001 recommendations.</li> <li>Added tables for micro lens and no micro lens spectral response.</li> </ul>
3.0	<ul style="list-style-type: none"> <li>Updated specification format. Discontinued part numbers removed.</li> </ul>
3.1	<ul style="list-style-type: none"> <li>Remove Class 1 parts from the defect specification table</li> </ul>
4.0	<ul style="list-style-type: none"> <li>Updated wavelength band</li> </ul>

### PS-0037

Revision Number	Description of Changes
1.0	<ul style="list-style-type: none"> <li>Initial release with new document number, updated branding and document template</li> <li>Updated <i>Storage and Handling</i> and <i>Quality Assurance and Reliability</i> sections</li> </ul>