




KAF-09000 IMAGE SENSOR
3056 (H) X 3056 (V) FULL FRAME CCD IMAGE SENSOR



JULY 20, 2012
DEVICE PERFORMANCE SPECIFICATION
REVISION 1.0 PS-0030

TABLE OF CONTENTS

Summary Specification	4
Description	4
Key Features	4
Applications	4
Ordering Information	5
Device Description	6
Architecture	6
Dark Reference Pixels	7
Dummy Pixels	7
Image Acquisition	7
Charge Transport.....	7
Horizontal Register	8
Output Structure	8
Output Load.....	9
Physical Description.....	10
Pin Description and Device Orientation	10
Imaging Performance	12
Typical Operational Conditions.....	12
Specifications.....	12
Typical Performance Curves	13
Defect Definitions	16
Operating Conditions	16
Specifications.....	16
Operation.....	17
Absolute Maximum Ratings	17
Power-up Sequence	17
DC Bias Operating Conditions.....	18
AC Operating Conditions.....	18
Clock Levels	18
Capacitance Equivalent Circuit.....	19
Timing.....	20
Requirements and Characteristics	20
Edge Alignment	21
Frame Timing	22
Frame Timing Detail.....	22
Line Timing (each output)	23
Pixel Timing.....	24
Pixel Timing Detail	24
Example Waveforms.....	25
Storage and Handling	27
Storage Conditions.....	27
ESD	27
Cover Glass Care and Cleanliness.....	27
Environmental Exposure	27
Soldering Recommendations	27
Mechanical Information	28
Completed Assembly.....	28

Cover Glass Specification..... 29

 MAR Glass for Sealed Cover..... 29

Quality Assurance and Reliability.....30

 Quality and Reliability 30

 Replacement..... 30

 Liability of the Supplier 30

 Liability of the Customer 30

 Test Data Retention..... 30

 Mechanical..... 30

Life Support Applications Policy30

Revision Changes.....31

 MTD/PS-0986..... 31

 PS-0030 31

TABLE OF FIGURES

Figure 1: Block Diagram 6

Figure 2: Output Architecture (Left or Right)..... 8

Figure 3: Recommended Output Structure Load Diagram 9

Figure 4: Pinout Diagram 10

Figure 5: Typical Spectral Response..... 13

Figure 6: Typical Angle Response 13

Figure 7: Dark Current 14

Figure 8: Noise Floor 14

Figure 9: Linearity 15

Figure 10: Equivalent Circuit Model 19

Figure 11: Timing Edge Alignment 21

Figure 12: Frame Timing..... 22

Figure 13: Frame Timing Detail 22

Figure 14: Line Timing..... 23

Figure 15: Pixel Timing 24

Figure 16: Pixel Timing Detail 24

Figure 17: Horizontal Clocks 25

Figure 18: Video Waveform..... 25

Figure 19: Video waveform and clamp clock 26

Figure 20: Video waveform and sample clock 26

Figure 21: Completed Assembly (1 of 1) 28

Summary Specification

KAF-09000 Image Sensor

DESCRIPTION

Combining high resolution with outstanding sensitivity, the KAF-09000 image sensor has been specifically designed to meet the needs of next-generation low cost digital radiography and scientific imaging systems. The high sensitivity available from 12-micron square pixels combines with a low noise architecture to allow system designers to improve overall image quality, or to relax system tolerances to achieve lower cost. The excellent uniformity of the KAF-09000 image sensor improves overall image integrity by simplifying image corrections, while integrated anti-blooming protection prevents image bleed from over-exposure in bright areas of the image. To simplify device integration, the KAF-09000 image sensor uses the same pin-out and package as the KAF-16801 image sensor.


The sensor utilizes the TRUESENSE Transparent Gate Electrode to improve sensitivity compared to the use of a standard front-side illuminated polysilicon electrode.

KEY FEATURES

- TRUESENSE Transparent Gate Electrode for high sensitivity
- Large Pixel Size
- Large Image Area
- High Quantum Efficiency
- Low Noise Architecture
- Broad Dynamic Range

APPLICATIONS

- Medical
- Scientific



Parameter	Typical Value
Architecture	Full Frame CCD [Square Pixels]
Total Number of Pixels	3103 (H) x 3086 (V) = 9.6 Mp
Number of Effective Pixels	3085 (H) x 3085 (V) = 9.5 Mp
Number of Active Pixels	3056 (H) x 3056 (V) = 9.3 Mp
Pixel Size	12 μm (H) x 12 μm (V)
Active Image Size	3056 (H) x 3056 (V) = 9.3 Mp
Aspect Ratio	Square
Horizontal Outputs	1
Saturation Signal	110 ke ⁻
Output Sensitivity	24 μV/e ⁻
Quantum Efficiency (550 nm)	64%
Responsivity (550 nm)	2595 ke/μJ/cm ² 62.3 V/μJ/cm ²
Read Noise (f = 3 MHz)	7 e ⁻
Dark Signal (T = 25 °C)	5 e/pix/sec
Dark Current Doubling Temperature	7 °C
Linear Dynamic Range (f = 4 MHz)	84 dB
Blooming Protection (4 ms exposure time)	> 100 X saturation exposure
Maximum Data Rate	10 MHz
Package	CERDIP, (sidebraced pins, CuW)
Cover Glass	AR coated 2 sides Taped Clear

Parameters above are specified at T = 25 °C unless otherwise noted.

Ordering Information

Catalog Number	Product Name	Description	Marking Code
4H2051	KAF-09000-ABA-DP-BA	Monochrome, Microlens, CERDIP Package, (sidebrazed, CuW), Taped clear coverglass, Standard grade	KAF-09000-ABA [Serial Number]
4H0885	KAF-09000-ABA-DP-AE	Monochrome, Microlens, CERDIP Package, (sidebrazed, CuW), Taped clear coverglass, Engineering sample	
4H2052	KAF-09000-ABA-DD-BA	Monochrome, Microlens, CERDIP Package, (sidebrazed, CuW), AR coated 2 sides, Standard Grade	
4H0887	KAF-09000-ABA-DD-AE	Monochrome, Microlens, CERDIP Package, (sidebrazed, CuW), AR coated 2 sides, Engineering sample	

See Application Note *Product Naming Convention* for a full description of the naming convention used for Truesense Imaging image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.truesenseimaging.com.

Please address all inquiries and purchase orders to:

Truesense Imaging, Inc.
 1964 Lake Avenue
 Rochester, New York 14615

Phone: (585) 784-5500
 E-mail: info@truesenseimaging.com

Truesense Imaging reserves the right to change any information contained herein without notice. All information furnished by Truesense Imaging is believed to be accurate.

Device Description

ARCHITECTURE




Figure 1: Block Diagram

Dark Reference Pixels

The periphery of the device is surrounded with a border of light shielded pixels creating a dark region. Within this dark region, there are 20 leading dark pixels on every line as well as 20 full dark lines at the start and 9 full dark lines at the end of every frame. Under normal circumstances, these pixels do not respond to light and may be used as a dark reference.

Dummy Pixels

Within each horizontal shift register there are 14 leading pixels and 3 trailing pixels. These are designated as dummy pixels and should not be used to determine a dark reference level.

IMAGE ACQUISITION

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs within the device. These photon-induced electrons are collected locally by the formation of potential wells at each pixel site. The number of electrons collected is linearly dependent on light level and exposure time and non-linearly dependent on wavelength. When the pixel's capacity is reached, excess electrons are discharged into the lateral overflow drain to prevent crosstalk or 'blooming'. During the integration period, the V1 and V2 register clocks are held at a constant (low) level.

CHARGE TRANSPORT

The integrated charge from each pixel is transported to the output using a two-step process. Each line (row) of charge is first transported from the vertical CCDs to a horizontal CCD register using the V1 and V2 register clocks. The horizontal CCD is presented a new line on the falling edge of V2 while H1 is held high. The horizontal CCDs then transport each line, pixel by pixel, to the output structure by alternately clocking the H1 and H2 pins in a complementary fashion.

HORIZONTAL REGISTER

Output Structure




Figure 2: Output Architecture (Left or Right)

The output consists of a floating diffusion capacitance connected to a three-stage source follower. Charge presented to the floating diffusion (FD) is converted into a voltage and is current amplified in order to drive off-chip loads. The resulting voltage change seen at the output is linearly related to the amount of charge placed on the FD. Once the signal has been sampled by the system electronics, the reset gate (RG) is clocked to remove the signal and FD is reset to the potential applied by reset drain (RD). Increased signal at the floating diffusion reduces the voltage seen at the output pin. To activate the output structure, an off-chip current source must be added to the VOUT pin of the device. See Figure 3.

Output Load




Figure 3: Recommended Output Structure Load Diagram

Note:

1. Component values may be revised based on operating conditions and other design considerations.

PHYSICAL DESCRIPTION

Pin Description and Device Orientation




Figure 4: Pinout Diagram

Notes:

1. Pins with the same name are to be tied together on the circuit board and have the same timing.
2. Unlike the KAF-16801, pins 9, 10, and 25 are internally connected to SUB. They may be connected to SUB on the printed circuit board or may be left floating.

Pin	Name	Description
1	SUB	Substrate
2	V2	Vertical CCD Clock-Phase 2
3	V2	Vertical CCD Clock-Phase 2
4	V1	Vertical CCD Clock-Phase 1
5	V1	Vertical CCD Clock-Phase 1
6	LOD	Anti Blooming Drain
7	N/C	No Connection
8	N/C	No Connection
9	SUB* ¹	No Connection
10	SUB* ¹	No Connection
11	SUB	Substrate
12	OG	Output Gate
13	VDD	Output Amplifier Supply
14	VOUT	Video Output:
15	VSS	Output Amplifier Return
16	RD	Reset Drain
17	RG	Reset Gate

Pin	Name	Description
34	V2	Vertical CCD Clock-Phase 2
33	V2	Vertical CCD Clock-Phase 2
32	V1	Vertical CCD Clock-Phase 1
31	V1	Vertical CCD Clock-Phase 1
30	SUB	Substrate
29	N/C	No Connection
28	N/C	No Connection
27	N/C	No Connection
26	N/C	No Connection
25	SUB* ¹	No Connection
24	N/C	No Connection
23	N/C	No Connection
22	N/C	No Connection
21	N/C	No Connection
20	H2	Horizontal Phase 2
19	H1	Horizontal Phase 1
18	SUB	Substrate

Notes:

1. Unlike the KAF-16801, pins 9, 10, and, 25 are internally connected to SUB. They may be connected to SUB on the printed circuit board or must be left floating.

Imaging Performance

TYPICAL OPERATIONAL CONDITIONS

Description	Condition - Unless otherwise noted	Notes
Read out time $t_{readout}$	2533 ms	Includes over clock pixels
Integration time (tint)	variable	
Horizontal clock frequency	4 MHz	
Temperature	25 °C	Room temperature
Mode	integrate – readout cycle	
Operation	Nominal operating voltages and timing with min. vertical pulse width $tVw = 20 \mu s$	

SPECIFICATIONS

Description	Symbol	Min.	Nom.	Max.	Units	Notes	Verification Plan
Saturation Signal	Ne_{sat}^-	95k	110k		e^-		die ¹¹
Quantum Efficiency (550 nm)	QE		64		%	1	design ¹²
Photo Response Non-Linearity	PRNL		1		%	2	design ¹²
Photo Response Non-Uniformity	PRNU		0.5	2.5	%	3	die ¹¹
Integration Dark Signal	$V_{dark, int}$		5 0.6	20 2.8	$e^-/pix/sec$ pA/cm^2	4	die ¹¹
Read out Dark Signal	$V_{dark, read}$		80	320	electrons	5	die ¹¹
Dark Signal Non-Uniformity	DSNU			20	$e^-/pix/sec$	6	die ¹¹
Dark Signal Doubling Temperature	ΔT		7		°C		design ¹²
Read Noise	NR		7	14	$e^- rms$	7	design ¹²
Linear Dynamic Range	DR		84		dB	8	design ¹²
Blooming Protection	X_{ab}	100			$x V_{sat}$	9	design ¹²
Output Amplifier Sensitivity	V_{out}/Ne^-		24		$\mu V/e$		design ¹²
DC Offset, output amplifier	V_{dc}	V_{rd-4}	$V_{rd-2.0}$		V	10	die ¹¹
Output Amplifier Bandwidth	f_{3dB}		88		MHz		design ¹²
Output Impedance, Amplifier	ROUT		150	250	Ohms		die ¹¹

Notes:

- Increasing output load currents to improve bandwidth will decrease these values.
- Worst case deviation from straight line fit, between 1% and 90% of V_{sat} .
- One Sigma deviation of a 128 x 128 sample when CCD illuminated uniformly.
- Average of all pixels with no illumination at 25 °C.
- Read out dark current depends on the read out time, primarily when the vertical CCD clocks are at their high levels. This is approximately 0.125 sec/image for nominal timing conditions, $tVw = 20 \mu s$. The read out dark current will increase as tVw is increased. The readout dark current is also dependent on the operating temperature. The specification applies to 25 °C.
- Average integration dark signal of any of 32 x 32 blocks within the sensor. (each block is 128 x 128 pixels)
- Output amplifier noise only. Operating at pixel frequency up to 4 MHz, bandwidth <20 MHz, tint = 0, and no dark current shot noise.
- $20 \log(V_{sat}/VN)$
- X_{ab} is the number of times above the V_{sat} illumination level that the sensor will bloom by spot size doubling. The spot size is 10% of the imager height. X_{ab} is measured at 4 ms.
- Video level offset with respect to ground.
- A parameter that is measured on every sensor during production testing.
- A parameter that is quantified during the design verification activity.

Typical Performance Curves

KAF-09000 Spectral Response




Figure 5: Typical Spectral Response

KAF-09000 Angle Response




Figure 6: Typical Angle Response




Figure 7: Dark Current




Figure 8: Noise Floor




Figure 9: Linearity

Defect Definitions

OPERATIONING CONDITIONS

All cosmetic tests performed at approximately 25 °C

SPECIFICATIONS

Classification	Points	Clusters	Columns	Includes dead columns
Standard Grade	<200	<20	<10	yes

Point Defects Dark: A pixel, which deviates by more than 6% from neighboring pixels when illuminated to 70% of saturation

-- OR --

Bright: A Pixel with dark current >3,000 e/pixel/sec at 25 °C

Cluster Defect A grouping of not more than 10 adjacent point defects
Cluster defects are separated by no less than 4 good pixels in any direction

Column Defect A grouping of more than 10 point defects along a single column

-- OR --

A column containing a pixel with dark current > 15,000 e/pixel/sec (bright column)

-- OR --

A column that does not meet the CTE specification for all exposures less than the specified Max sat. signal level and greater than 2 ke⁻

A pixel, which loses more than 250 e⁻ under 2 ke⁻ illumination (trap defect)

Column defects are separated by no less than 4 good columns. No multiple column defects (double or more) will be permitted.

Column and cluster defects are separated by at least 4 good columns in the x direction.

Dead Columns A column that deviates by more than 50% below neighboring columns under illuminated conditions

Saturated Columns A column that deviates by more than 100 mV above neighboring columns under non-illuminated conditions. No saturated columns are allowed

Operation

ABSOLUTE MAXIMUM RATINGS

Description	Symbol	Minimum	Maximum	Units	Notes
Diode Pin Voltages	V_{diode}	-0.5	+20	V	1,2
Adjacent Gate Pin Voltages	V_{gate1}	-18	+18	V	1,3
Isolated Gate Pin Voltages	V_{1-2}	-0.5	+20	V	4
Output Bias Current	I_{out}		-30	mA	5
LOD Diode Voltage	V_{LOD}	-0.5	+13.0	V	6
Operating Temperature	T_{OP}	-60	60	°C	7

Notes:

1. Referenced to pin SUB
2. Includes pins: RD, VDD, VSS, VOUT.
3. Includes pins: V1, V2, H1, H2, VOG.
4. Includes pins: RG.
5. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher currents and lower load capacitance at the expense of reduced gain (sensitivity). Operation at these values will reduce MTTF.
6. V1, H1, V2, H2, H1L, VOG, and RD are tied to 0 V.
7. Noise performance will degrade at higher temperatures due to the temperature dependence of the dark current.
8. Absolute maximum rating is defined as a level or condition that should not be exceeded at any time. If the level or condition is exceeded, the device will be degraded and may be damaged.

POWER-UP SEQUENCE

The sequence chosen to perform an initial power-up is not critical for device reliability. A coordinated sequence may minimize noise and the following sequence is recommended:

1. Connect the ground pins (SUB).
2. Supply the appropriate biases and clocks to the remaining pins.

DC BIAS OPERATING CONDITIONS

Description	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current (mA)	Notes
Reset Drain	V _{RD}	12.8	13	13.2	V	I _{RD} = 0.01	
Output Amplifier Return	V _{SS}	1.8	2.0	2.2	V	I _{SS} = 3.0	
Output Amplifier Supply	V _{DD}	14.8	15.0	17.0	V	I _{OUT} + I _{SS}	
Substrate	V _{SUB}		0		V	0.01	
Output Gate	V _{OG}	0	1	2	V	0.01	
Lateral Overflow Drain	V _{LOD}	7.8	8.0	9.0	V	0.01	
Video Output Current	I _{OUT}	-3	-5	-7	mA		1

Notes:

1. An output load sink must be applied to V_{OUT} to activate output amplifier – see Figure 3.

AC OPERATING CONDITIONS

Clock Levels

Description	Symbol	Level	Minimum	Nominal	Maximum	Units	Notes
V1 Low Level	V1L	Low	-9.5	-9.0	-8.5	V	1
V1 High Level	V1H	High	2.3	2.5	2.7	V	1
V2 Low Level	V2L	Low	-9.5	-9.0	-8.5	V	1
V2 High Level	V2H	High	2.3	2.5	2.7	V	1
H1 Low Level	H1L	Low	-2.5	-2	-1.7	V	1
H1 High Level	H1H	High	7.5	8	8.2	V	1
H2 Low Level	H2L	Low	-2.5	-2	-1.7	V	1
H2 High Level	H2H	High	7.5	8	8.2	V	1
RG Low Level	RGH	Low	5.3	5.5	5.7	V	1
RG High Level	RGL	High	11.2	11	10.8	V	1

Notes:

1. All pins draw less than 10 μ A DC current. Capacitance values relative to SUB (substrate).

CAPACITANCE EQUIVALENT CIRCUIT




Figure 10: Equivalent Circuit Model

Description	Label	Value	Unit
LOD-Sub Capacitance	C_{LOD}	6.5	nF
LOD-V1 Capacitance	C_{LOD_V1}	36	nF
LOD-V2 Capacitance	C_{LOD_V2}	36	nF
V1-V2 Capacitance	C_{V1_V2}	80	nF
V1-Sub Capacitance	C_{V1_SUB}	250	nF
V2-Sub Capacitance	C_{V2_SUB}	250	nF
V2-H1 Capacitance	C_{VH}	36	pF
H1-H2 Capacitance	C_{H1_H2}	75	pF
H1-Sub Capacitance	C_{H1_Sub}	500	pF
H2-Sub Capacitance	C_{H2_Sub}	300	pF
OG-Sub Capacitance	C_{OG_Sub}	5	pF
RG-Sub Capacitance	C_{RG_Sub}	13	pF

Timing

REQUIREMENTS AND CHARACTERISTICS

Description	Symbol	Minimum	Nominal	Maximum	Units	Notes
H1, H2 Clock Frequency	f_H		4	10	MHz	1
H1, H2 Rise, Fall Times	t_{H1r}, t_{H1f}	5			%	3
V1, V2 Rise, Fall Times	t_{V1r}, t_{V1f}	5			%	3
V1 - V2 Cross-over	V_{VCR}	-1	0	1	V	
H1 - H2 Cross-over	V_{HCR}	2	3	5	V	
H1, H2 Setup Time	t_{HS}	5	10		μ s	
RG Clock Pulse Width	t_{RGW}	5	10		ns	4
V1, V2 Clock Pulse Width	t_{Vw}	20	20		μ s	
Pixel Period (1 Count)	t_e		250		ns	2
Readout Time	$t_{readout}$		2,533		ms	7
Integration Time	t_{int}		-			5
Line Time	t_{line}		0.821		ms	6

Notes:

1. 50% duty cycle values.
2. CTE will degrade above the maximum frequency.
3. Relative to the pulse width (based on 50% of high/low levels).
4. RG should be clocked continuously.
5. Integration time is user specified.
6. $(3103 * t_e) + t_{HS} + (2 * t_{Vw}) = 0.821$ msec
7. $t_{readout} = t_{line} * 3086$ lines.

EDGE ALIGNMENT




Figure 11: Timing Edge Alignment

FRAME TIMING




Figure 12: Frame Timing

Frame Timing Detail




Figure 13: Frame Timing Detail

LINE TIMING (EACH OUTPUT)





Figure 14: Line Timing

PIXEL TIMING




Figure 15: Pixel Timing

Pixel Timing Detail




Figure 16: Pixel Timing Detail

EXAMPLE WAVEFORMS




Figure 17: Horizontal Clocks




Figure 18: Video Waveform

Notes:

1. The upper waveform was taken at the CCD output and the lower waveform was taken at the analog to digital converter, and is bandwidth limited.




Figure 19: Video waveform and clamp clock




Figure 20: Video waveform and sample clock

Storage and Handling

STORAGE CONDITIONS

Description	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T _{ST}	-20	70	°C	1

Notes:

1. Long term storage toward the maximum temperature will accelerate color filter degradation.

ESD

1. This device contains limited protection against Electrostatic Discharge (ESD). ESD events may cause irreparable damage to a CCD image sensor either immediately or well after the ESD event occurred. Failure to protect the sensor from electrostatic discharge may affect device performance and reliability.
2. Devices should be handled in accordance with strict ESD procedures for Class 0 (<250 V per JESD22 Human Body Model test), or Class A (<200 V JESD22 Machine Model test) devices. Devices are shipped in static-safe containers and should only be handled at static-safe workstations.
3. See Application Note *Image Sensor Handling Best Practices* for proper handling and grounding procedures. This application note also contains workplace recommendations to minimize electrostatic discharge.
4. Store devices in containers made of electro-conductive materials.

COVER GLASS CARE AND CLEANLINESS

1. The cover glass is highly susceptible to particles and other contamination. Perform all assembly operations in a clean environment.
2. Touching the cover glass must be avoided.
3. Improper cleaning of the cover glass may damage these devices. Refer to Application Note *Image Sensor Handling Best Practices*.

ENVIRONMENTAL EXPOSURE

1. Extremely bright light can potentially harm CCD image sensors. Do not expose to strong sunlight for long periods of time, as the color filters and/or microlenses may become discolored. In addition, long time exposures to a static high contrast scene should be avoided. Localized changes in response may occur from color filter/microlens aging. For Interline devices, refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible lighting Conditions*.
2. Exposure to temperatures exceeding maximum specified levels should be avoided for storage and operation, as device performance and reliability may be affected.
3. Avoid sudden temperature changes.
4. Exposure to excessive humidity may affect device characteristics and may alter device performance and reliability, and therefore should be avoided.
5. Avoid storage of the product in the presence of dust or corrosive agents or gases, as deterioration of lead solderability may occur. It is advised that the solderability of the device leads be assessed after an extended period of storage, over one year.

SOLDERING RECOMMENDATIONS

1. The soldering iron tip temperature is not to exceed 370 °C. Higher temperatures may alter device performance and reliability.
2. Flow soldering method is not recommended. Solder dipping can cause damage to the glass and harm the imaging capability of the device. Recommended method is by partial heating using a grounded 30 W soldering iron. Heat each pin for less than 2 seconds duration.

Mechanical Information

COMPLETED ASSEMBLY




Figure 21: Completed Assembly (1 of 1)

COVER GLASS SPECIFICATION

MAR Glass for Sealed Cover

1. Scratch and dig: 10 micron max
2. Substrate material Schott D263T eco or equivalent
3. Multilayer anti-reflective coating

Wavelength	Total Reflectance
420-450	2%
450-630	1%
630-680	2%

Quality Assurance and Reliability

QUALITY AND RELIABILITY

All image sensors conform to the specifications stated in this document. This is accomplished through a combination of statistical process control and visual inspection and electrical testing at key points of the manufacturing process, using industry standard methods. Information concerning the quality assurance and reliability testing procedures and results are available from Truesense Imaging upon request. For further information refer to Application Note *Quality and Reliability*.

REPLACEMENT

All devices are warranted against failure in accordance with the *Terms of Sale*. Devices that fail due to mechanical and electrical damage caused by the customer will not be replaced.

LIABILITY OF THE SUPPLIER

A reject is defined as an image sensor that does not meet all of the specifications in this document upon receipt by the customer. Product liability is limited to the cost of the defective item, as defined in the *Terms of Sale*.

LIABILITY OF THE CUSTOMER

Damage from mishandling (scratches or breakage), electrostatic discharge (ESD), or other electrical misuse of the device beyond the stated operating or storage limits, which occurred after receipt of the sensor by the customer, shall be the responsibility of the customer.

TEST DATA RETENTION

Image sensors shall have an identifying number traceable to a test data file. Test data shall be kept for a period of 2 years after date of delivery.

MECHANICAL

The device assembly drawing is provided as a reference.

Truesense Imaging reserves the right to change any information contained herein without notice. All information furnished by Truesense Imaging is believed to be accurate.

Life Support Applications Policy

Truesense Imaging image sensors are not authorized for and should not be used within Life Support Systems without the specific written consent of Truesense Imaging, Inc.

Revision Changes

MTD/PS-0986

Revision Number	Description of Changes
1.0	<ul style="list-style-type: none">Initial Release.
2.0	<ul style="list-style-type: none">P 5 Removed obsolete part numbers 4H0884 and 4H0886 and added new part numbers 4H2051 and 4H2052
2.1	<ul style="list-style-type: none">P 5 Removed reference to Evaluation Kit User's Manual
2.2	<ul style="list-style-type: none">P 30 Changed cover glass material to D263T eco or equivalent

PS-0030

Revision Number	Description of Changes
1.0	<ul style="list-style-type: none">Initial release with new document number, updated branding and document templateUpdated <i>Storage and Handling</i> and <i>Quality Assurance and Reliability</i> sections